

**PATENT** 

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

**Applicants** 

Rakesh Malik and Puneet Goel

DEC 1 8 2001

Application No.

09/807,500

Group 2100

Filed

For

June 11, 2001

AREA EFFICIENT REALIZATION OF COEFFICIENT

ARCHITECTURE FOR BIT-SERIAL FIR', IIR FILTERS AND COMBINATIONAL/SEQUENTIAL LOGIC STRUCTURE WITH

ZERO LATENCY CLOCK OUTPUT

Art Unit

2171

Docket No.

851663.422USPC

Date

October 23, 2001

**Box PCT** Commissioner for Patents Washington, DC 20231

## PRELIMINARY AMENDMENT

## Commissioner for Patents:

Prior to an examination on the merits of the case, please amend the aboveidentified application as follows:

## In the Claims:

Please amend claims 5 and 6 to read as follows: For the Examiner's convenience, all claims pending in the application are shown so that the claims may be viewed in their entirety.

1. A filter device comprising logic architecture [A] connected to coefficient lines CLin 0, CLin 1.....CLin n and/or BLin 0, BLin 1.....BLin n coming from delay

00000079 09807500 12/14/2001 CV0111

01 FC:102

84.00 DP